Regviz

NXP Semiconductors /MIMXRT1052 /CCM /CISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1052/CCM/CISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LRF_PLL_0)LRF_PLL 0 (COSC_READY_0)COSC_READY 0 (SEMC_PODF_LOADED_0)SEMC_PODF_LOADED 0 (PERIPH2_CLK_SEL_LOADED_0)PERIPH2_CLK_SEL_LOADED 0 (AHB_PODF_LOADED_0)AHB_PODF_LOADED 0 (PERIPH_CLK_SEL_LOADED_0)PERIPH_CLK_SEL_LOADED 0 (ARM_PODF_LOADED_0)ARM_PODF_LOADED

AHB_PODF_LOADED=AHB_PODF_LOADED_0, PERIPH2_CLK_SEL_LOADED=PERIPH2_CLK_SEL_LOADED_0, ARM_PODF_LOADED=ARM_PODF_LOADED_0, COSC_READY=COSC_READY_0, PERIPH_CLK_SEL_LOADED=PERIPH_CLK_SEL_LOADED_0, SEMC_PODF_LOADED=SEMC_PODF_LOADED_0, LRF_PLL=LRF_PLL_0

Description

CCM Interrupt Status Register

Fields

LRF_PLL

CCM interrupt request 2 generated due to lock of all enabled and not bypaseed PLLs

0 (LRF_PLL_0): interrupt is not generated due to lock ready of all enabled and not bypaseed PLLs

1 (LRF_PLL_1): interrupt generated due to lock ready of all enabled and not bypaseed PLLs
COSC_READY

CCM interrupt request 2 generated due to on board oscillator ready, i

0 (COSC_READY_0): interrupt is not generated due to on board oscillator ready

1 (COSC_READY_1): interrupt generated due to on board oscillator ready
SEMC_PODF_LOADED

CCM interrupt request 1 generated due to frequency change of semc_podf

0 (SEMC_PODF_LOADED_0): interrupt is not generated due to frequency change of semc_podf

1 (SEMC_PODF_LOADED_1): interrupt generated due to frequency change of semc_podf
PERIPH2_CLK_SEL_LOADED

CCM interrupt request 1 generated due to frequency change of periph2_clk_sel

0 (PERIPH2_CLK_SEL_LOADED_0): interrupt is not generated due to frequency change of periph2_clk_sel

1 (PERIPH2_CLK_SEL_LOADED_1): interrupt generated due to frequency change of periph2_clk_sel
AHB_PODF_LOADED

CCM interrupt request 1 generated due to frequency change of ahb_podf

0 (AHB_PODF_LOADED_0): interrupt is not generated due to frequency change of ahb_podf

1 (AHB_PODF_LOADED_1): interrupt generated due to frequency change of ahb_podf
PERIPH_CLK_SEL_LOADED

CCM interrupt request 1 generated due to update of periph_clk_sel.

0 (PERIPH_CLK_SEL_LOADED_0): interrupt is not generated due to update of periph_clk_sel.

1 (PERIPH_CLK_SEL_LOADED_1): interrupt generated due to update of periph_clk_sel.
ARM_PODF_LOADED

CCM interrupt request 1 generated due to frequency change of arm_podf

0 (ARM_PODF_LOADED_0): interrupt is not generated due to frequency change of arm_podf

1 (ARM_PODF_LOADED_1): interrupt generated due to frequency change of arm_podf

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data